SUMMARY This paper presents a new low power BIST TPG scheme for reducing scan transitions. It uses a transition freezing and melting method which is implemented of the transition freezing block and a MUX. When random test patterns are generated from an LFSR, transitions of those patterns satisfy pseudo-random Gaussian distribution. The proposed technique freezes transitions of patterns using a freezing value. Experimental results show that the proposed BIST TPG schemes can reduce average power reduction by about 60% without performance loss and peak power by about 30% in ISCAS'89 benchmark circuits. key words: low power BIST (Built-in Self Test), pseudo-random BIST, low power pattern generator
Introduction
A linear feedback shift register (LFSR) is commonly used as a test pattern generator (TPG) in a low overhead Builtin Self Test (BIST). However, because a circuit under test (CUT) may contain many random pattern resistant faults, achieving high performance with pseudo-random patterns generated from an LFSR often requires unacceptably long test sequences [1] . This paper focuses on a low power BIST scheme, important concern in this field. Several techniques have been proposed to address this problem. Especially, in a BIST scheme, scan operation is the dominant power dissipation factor. Scan operation can be categorized as scanin, capture, and scan-out. Based on these categories, the modified test pattern generator has been investigated in an attempt to reduce switching activity [2] . However, because these methods modify original patterns, causing fault coverage degradation, prudent approaches are needed. In order to solve capture power problem, the blocking logic has been implemented to cut off the flow pattern originally or partly [3] . However, most of these methods have a comparatively large hardware burden due to blocking logic. Because responses are critical to discovering faults, any modification would significantly decrease test quality. Therefore, subscan chain structures have been adopted to reduce switching activities during scan-out [4] . This would not account for cases which use very complicated algorithms for composition of sub-scan chains.
In this paper, the modified test pattern generator has been proposed using transition freezing method. Especially, we have focused on scan-in shifting transitions. When test patterns apply to scan chains, tremendous shifting transition are occurred by bit transitions [5] . Moreover, as switching activities of logic (CUT) are impacted on transitions of scan-in operation. Therefore, we presents low power patterns generated by freezing method which make fewer bit transitions in order to reduce average power of circuits.
Transition Distribution Features of PseudoRandomly Generated Test Patterns
We define a "test pattern" as one complete set which fulfills a scan chain and a "bitwise vector" as one of bitwise elements comprising a test pattern. When a test vector sequence is put into a scan chain, "S i (v)" is defined as one of the test vectors that is applied to a scan chain at time i. "S i+1 (v)" refers to a consecutive bitwise vector of S i (v), which is applied to a scan chain at time i + 1. Therefore, when S i (v) and S i+1 (v) are different as shown in (1), we call it a transition. This transition becomes a "transition factor" which makes transitions during scan shifting in test mode. Finally, "pattern transition" is the sum of all transition factors in a test pattern. Figure 1 shows pattern transition distribution graphs of 5000 pseudo-randomly generated test patterns from s1423, s9234, and s38584. The first graph means the total number of patterns having 30 pattern transitions is about 3500 and 40 pattern transitions is about 1000, out of 5000 patterns. The graph is created by connecting the pattern transition to the pattern number. Another graphs represents the same relationship. From these graphs, we can observe that those have a nearly Gaussian distribution (Pseudo-Gaussian distribution).
The transition probability of pseudo-random test pattern is 0.5. Because <0,1>, <1,0> are transition factors among <0,0>, <0,1>, <1,0>, <1,1> which are consecutive pairs of an LFSR. If a circuit has n scan inputs, the maximum number of transition factors is (n − 1). When test patterns are generated from an LFSR, some of them would form transition factors according to the transition probability, 0.5. Each transition factor becomes an element of the pattern transition. From this relation, we assumed that the average pattern transition of a pattern would be roughly (n − 1)/2. This deduction can be confirmed from graphs in Fig. 1 . The graphs make an almost symmetrical curve whose central axis is almost (n − 1)/2. The distribution tendency is shown in Table 1 . Six ISCAS' 89 benchmark circuits are compared with two parameters, the real computed average pattern transition and (n − 1)/2. Two parameters produce similar values which means (n − 1)/2 is the standard for predicting average pattern transition of circuits.
From the distribution features, if we can control average pattern transitions of circuits, we can get a power reduction effect. In order to control the average pattern transition, we researched a scheme for monitoring the transitive tendency of an LFSR. Some over-transitive patterns could be repressed by applying the last scan input again. This scheme is the transition freezing method.
Decision to Set Optimal Freezing Value and Transition Freezing Block
In order to set a freezing value, we have to decide how the transitive tendency will be observed. It is accompanied by the transition freezing block This block is part of an LFSR.
As transitions in the block exceed the freezing value, the vector directed to the output is frozen by converting to the high correlation vector which is the last input vector in the first scan. If we set a small freezing value, we can achieve much more transition reduction. However, too small freezing value makes over frozen vectors causing fault coverage loss. In this paper, we increase or decrease freezing values to find the optimal value. Equations (2) and (3) represent formal expressions of the block size and a freezing value. The block size was determined by additional experiments using 3/4, 1/2, 1/4 of an LFSR size. Therefore, in the average pattern transition, (n − 1)/2, n is replaced by the block size. Figure 2 is the flow chart of operation of the freezing block.
Freezing Block Size = LFSR size 2 (2)
We examined the relation between various freezing values and the fault coverage. As a result, we could achieve about 25∼79% average power reduction. However, we should give attention to the freezing value when α = +1, because the optimal fault coverage and power reduction can be examined simultaneously in this condition. Figures 3 and 4 show graphs relating various α-factors, PR(%), and FC, respectively. PR is the reduced ratio of average power and FC refers to fault coverage for the modified patterns. In Fig. 3 , when the α-factor decreases, we can see the improved tendency of the PR. However, a small α-factor decreases FC as shown in Fig. 4 . Especially, when α-factor is smaller than '+1', the slope of the graph decreases dramatically.
In order to see these results exactly, an gain equation is used like (4) . ΔFC is the change of fault coverage and ΔPR is the one of average power reduction. If f (gain) increases, FC loss becomes a more significant factor than PR gain, which is a bad sign for performance. The calculation result is shown in Fig. 5 which is for the case of 32-bit LFSR and 16-bit freezing block. The gain value suddenly worsens between α = +1 and α = 0. We can conclude that α = +1 is the extreme point of the performance, that is, the optimal value.
The implementation is described in Fig. 6 . The counter is initialized to the pattern transition number of the primitive seed of the LFSR, we can observe the transition tendency and update exact pattern transition numbers of the block during the shifting clock. The counter is compared with the controller which holds the freezing value per each shifting clock. So, if the counter value is bigger than the freezing value, the controller sends MUX enable signal that freezes over transitive patterns. If the counter value is smaller than the freezing value, the output vector of the LFSR is not frozen.
Results
Experiments were conducted using chosen circuits that have many scan inputs among ISCAS' 89 benchmark circuits. The power reduction ratio of the proposed approach was simulated in C++ and the hardware was implemented and synthesized by TSMC 0.25 μm. Hardware overhead was measured by Synopsys Design Analyzer and BIST architecture was implemented by Mentor Graphics LBIST Architect using a single full scan chain. The peak power is measured by Synopsys Prime Power. Table 2 shows experimental results for a 32-bit LFSR and a 16-bit freezing block. In order to compare with other similar approaches, result for [2] is shown either. The proposed method is based on pure pseudo-random patterns, however, [2] uses an additional method to improve fault coverage based on modification of tap configurations. The power consumption is estimated by using weighted switching activity (WSA) [5] . The column labeled PI shows the number of primary inputs and column labeled SI shows the number of state inputs for each benchmark circuit. Fault coverage obtained by pseudo-random test patterns is shown in the column labeled pseudo-random fault coverage. In order to compare fault coverage achieved by pseudo-random patterns and frozen patterns, we applied the same numbers of pseudo-random patterns and frozen patterns for every benchmark circuit.
The freezing values are obtained by α = +3, +2, +1 and 0 using Eq. (3). The condition of α = +1 is the extreme point of the ratio of transition reduction and fault coverage as explained in Sect. 3. The comparative graph of the fault coverage using pseudo-random patterns and frozen patterns, when α = +1, is shown in Fig. 7 . We could achieve very close fault coverage that compares to the maximum fault coverage of the pseudo-random method under about 60% average power reduction.
The hardware overhead of the freezing block is shown in Table 3 . Because the proposed method is based on the modification of a pattern generator for low power, the size of a core circuit does not impact hardware overhead. For example, as shown in Table 3 , the hardware overhead of the freezing block is 5.4% in s9234. If a CUT is changed to a Table 2 Comparison with a similar approach and 32-bit LFSR/16-bit freezing block. larger size, s38584, the hardware overhead of the freezing block is 0.9%. Thus, the freezing block has advantages in a comparatively large circuit. Figure 8 shows 30% peak power reduction of s9234
BIST circuit using the proposed method. The proposed method uses frozen test patterns as input patterns, therefore, it makes lower switching activities during scan shifting than unfrozen test patterns. Due to these lower switching activities, instantaneous switching activities at certain clock time that refer to peak power can be reduced. As mentioned before, the transition freezing method is based on its probabilistic features of the pseudo random Gaussian distribution, these phenomenon can occur another circuits as well as s9234 BIST which uses an LFSR as a test pattern generator.
Conclusions
This paper proposed a transition freezing method for the reduction of scan switching activities. The proposed technique increases the correlation between test patterns by using a transition freezing block. Since test patterns generated from an LFSR almost satisfy pseudo-random Gaussian distribution, the standard called the freezing value can freeze transitions. If patterns in the freezing block have more transitions than a freezing value, the last scan input is applied again by feed-back loop. We could examine the optimal freezing value is obtained by α = +1. In that condition, we could achieve 60% average power reduction, 30% peak power reduction. Moreover, we could achieve very close fault coverage that compares to the maximum fault coverage of the pseudo-random method.
